EBookClubs

Read Books & Download eBooks Full Online

EBookClubs

Read Books & Download eBooks Full Online

Book Detection of Single Faults in Combinational Logic Networks

Download or read book Detection of Single Faults in Combinational Logic Networks written by Dewayne Alan Spires and published by . This book was released on 1969 with total page 160 pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book Fault Detection Tests for Combinational Logic Networks

Download or read book Fault Detection Tests for Combinational Logic Networks written by Daniel Charles Scavezze and published by . This book was released on 1975 with total page 162 pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book Fault Analysis of Combinational Logic Networks

Download or read book Fault Analysis of Combinational Logic Networks written by Lung-Hsiung Chang and published by . This book was released on 1974 with total page 248 pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book Automated Multiple Fault Test Generation for Combinational Networks

Download or read book Automated Multiple Fault Test Generation for Combinational Networks written by Robert A. Hendrix and published by . This book was released on 1976 with total page 156 pages. Available in PDF, EPUB and Kindle. Book excerpt: This report deals with multiple fault detection in combinational logic networks; the faults considered are those which may be represented by one or more lines stuck at logic value 0 or 1. Some new theorems and rules are presented which aid in the identification of masking faults, and an algorithm is developed which produces multiple fault detection test sets for single-output combinational logic networks. The algorithm uses a path sensitizing technique to generate tests for members of a set of prime faults; any network fault can be represented by a combination of faults from the prime fault set, and a test which detects all combinations of prime faults will detect any single or multiple fault in the network. A modified version of the algorithm is implemented in the FORTRAN computer programming language; the automated version produces test sets which are optimal or near-optimal and usually complete. In the test generation process, certain redundancies are also detected.

Book Fault Detection in Combinational Networks

Download or read book Fault Detection in Combinational Networks written by Alexander Rahm and published by . This book was released on 1967 with total page 92 pages. Available in PDF, EPUB and Kindle. Book excerpt: "This paper presents an algorithm for locating a failure in combinational logic networks, which is a problem of importance in the maintenance of computer systems. The procedure is based on the "path sensitizing" idea for fault detection. The networks considered are non-redundant, consisting of AND, OR, and NOT elements. The class of faults investigated is that which causes a connection to appear to be logically suck-at-one or stuck-at-zero, and only single failures are treated. It is shown that the failure is generally located to a specific "fault group"--Abstract, leaf 2.

Book Efficient Generation of Minimum Fault Test Schedules for Combinational Logic Networks

Download or read book Efficient Generation of Minimum Fault Test Schedules for Combinational Logic Networks written by William Alfred Hornfeck and published by . This book was released on 1971 with total page 190 pages. Available in PDF, EPUB and Kindle. Book excerpt: A number of fault detection procedures for combinational logic networks are discussed and efficient algorithms are developed for the automatic generation of network test inputs. Each of the algorithms is specialized in the sense that each is designed to generate tests for a specific class of logic networks. The analysis and development of the algorithms is based on the assumption of a single error in the form of a struck-at-one or struck-at-zero fault. Algorithms are also included which can be used for no-fan-out networks, sum-of-products and product-of-sum networks, and factored realizations. Test schedules generated by the computer-aided procedures provide both a complete and minimum set of test inputs for the different types of logic networks considered. (Author).

Book Fault Diagnosis of Multiple Output Combinational Logic Networks

Download or read book Fault Diagnosis of Multiple Output Combinational Logic Networks written by Heramb Singh and published by . This book was released on 1971 with total page 168 pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book Fault Equivalence in Combinational Logic Networks

Download or read book Fault Equivalence in Combinational Logic Networks written by Stanford University Stanford Electronics Laboratories. Digital Systems Laboratory and published by . This book was released on 1971 with total page 42 pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book A Study of Fault Diagnosis of Sequential Logic Networks

Download or read book A Study of Fault Diagnosis of Sequential Logic Networks written by B. D. Carroll and published by . This book was released on 1974 with total page 25 pages. Available in PDF, EPUB and Kindle. Book excerpt: The research conducted on this project was concerned with the problem of test pattern generation for sequential logic circuits. More specifically, an algorithm was sought for generating test patterns for detecting single stuck-at faults in synchronous sequential circuits containing clocked flip-flop memory elements. In addition to the principal problem stated above, the related problems of test pattern generation for combinational iterative logic arrays and of test pattern generation for multiple faults in combinational logic circuits were also studied. A summary of the results obtained and the conclusions reached on the above problems is given. Suggestions for follow-on studies are discussed. Reprints of all papers published on the project are included in an appendix.

Book Digital Circuit Testing and Testability

Download or read book Digital Circuit Testing and Testability written by Parag K. Lala and published by Academic Press. This book was released on 1997 with total page 222 pages. Available in PDF, EPUB and Kindle. Book excerpt: An easy to use introduction to the practices and techniques in the field of digital circuit testing. Lala writes in a user-friendly and tutorial style, making the book easy to read, even for the newcomer to fault-tolerant system design. Each informative chapter is self-contained, with little or no previous knowledge of a topic assumed. Extensive references follow each chapter.

Book Fault Diagnosis in Combinational Logic Networks

Download or read book Fault Diagnosis in Combinational Logic Networks written by Robert B. Sieffert and published by . This book was released on 1975 with total page pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book Fault Analysis for Combinational Logic Networks

Download or read book Fault Analysis for Combinational Logic Networks written by Richard James Diephuis and published by . This book was released on 1969 with total page 528 pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book Fault Detection Methods in Combinational Digital Logic Networks

Download or read book Fault Detection Methods in Combinational Digital Logic Networks written by Harold M. Levy and published by . This book was released on 1973 with total page 133 pages. Available in PDF, EPUB and Kindle. Book excerpt: The ability to test a digital network as simply as possible has become quite important recently due to advances in integrated circuit technology and the consequent increases in the complexity of the networks being produced. The paper presents several existing methods of 'fault detection test generation'. A new approach to the problem of finding a minimal test set is then presented. The test set is obtained by solving a set of equations which are obtained directly from the network. It is shown that the solutions to these equations constitute a complete test set both for a nonreconvergent fanout network and for a reconvergent fanout network. A general solution procedure is presented which will generate a minimal test set for any network. An algorithm for generating a minimal test set for a nonreconvergent fanout network is also presented. (Author).

Book Multiple Faults in Combinational Logic

Download or read book Multiple Faults in Combinational Logic written by H. G. Shah and published by . This book was released on 1973 with total page 72 pages. Available in PDF, EPUB and Kindle. Book excerpt: The problem of multiple fault detection in combinational logic network is addressed. A number of test set generation procedures are discussed. A couple of methods to reduce number of faults to be considered in test generation procedures are also discussed. The later approaches study topological aspects of networks. An EXCLUSIVE-OR method is developed which yields a general Boolean expression implying the complete test set for any specified multiple fault. This method is compared with other similar approaches appearing in recent literature. (Author).

Book Detection of Single Faults in Modular Combinational Networks

Download or read book Detection of Single Faults in Modular Combinational Networks written by Stanford University. Stanford Electronics Laboratories. Digital Systems Laboratory and published by . This book was released on 1977 with total page pages. Available in PDF, EPUB and Kindle. Book excerpt:

Book On the Design of Diagnosable Combinational Networks

Download or read book On the Design of Diagnosable Combinational Networks written by Michael Reid Paige and published by . This book was released on 1971 with total page 274 pages. Available in PDF, EPUB and Kindle. Book excerpt: A vector notation for the generation of fault detection tests from the functional description of a logic network is introduced. It is shown that it is possible to treat the fault behavior and diagnosis of the basic gate types (AND, OR, NAND, NOR) in a uniform manner and to extend this approach to two-level designs. The formulation of a design criterion to simplify the fault detection problem in multi-level logic networks is studied. The simplification sought is two-fold: The network should be a priori completely diagnosable, that is, all single and multiple faults can be detected; All the information pertaining to the diagnosis of the network can be obtained from the functional description of the element. It is shown that the criterion of network irredundancy satisfies the above requirements, while being a reasonable design tool. The use of a higher-level system design language for the specification of digital networks is examined. Some general properties which are desirable in such a system to enhance the diagnosability of the resulting design are discussed. A method for translating a design description into diagnosable hardware is presented. (Author).